In a flash ADC, internal comparators must amplify small voltages into logic levels. Once the result is stored into a latch, logic is enabled to encode the outputs of the 2N -1 comparators into iV bits. Depending on the algorithm used, encoding process can often be pipelined with the comparator function. Since the encoding process is faster than the comparator function, the maximum conversion rate for the ADC is limited by the response time of its comparators. Therefore, the design and optimization of the comparators is critically important.
The, comparator architecture consists of dynamic latch preceded by an offset-cancelled amplifier. The positive feedback of the dynamic latch is used to efficiently charge and discharge the comparator output nodes. The offsetcancelled amplifier reduces the input-referred offset so that medium-resolution ADC'S are possible. The use of pipelining within the comparator enables the offset cancelManuscript receivedJuly 22, 1987; revisedSeptember28, 1987 
A1+AZ=A.
Since designing high-speed circuits is the ultimate goal, it is assumed that the channel length L is held at a minimum and that the area is controlled by the device width W. Therefore, (2) becomes W1+W2=W.
(3)
In order to maintain constant node voltages, as the current in stage one of the two-stage amplifier increases, the channel width must also increase. Thus
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Equation (5) shows that if the total power and area are held constant, the total transconductance is also constant.
B. Comparator Architecture
The dynamic latch ( Fig. 1 
The amplify cycle begins by throwing the switch~to sample the input voltage and opening the switch S1. Now, the amplifier output voltage VP=, is a rising exponential whose final value is the product of V,n -V,,~and the voltage gain gnlR L.
Once the voltage VP=, is large enough (about 50 mV), the dynamic latch is enabled. Since it has positive feedback, it is able to "amplify" the pass voltage to near logic levels in a short period of time. Then the storage latch is turned on to hold the result until the encode logic is enabled.
C. Motivation for Offset Cancellation
The initial motivation for offset cancellation is clear: without it, an MOS comparator could not resolve small enough voltages so that it could be used in a medium-resolution ADC.
Since it takes a finite amount of time to complete the offset-cancellation cycle before the comparator can be enabled, it seems that the comparator response time must be increased. However, if the offset-cancellation cycle is pipelined with the dynamic latch cycle, it does not degrade the response time.
Consider the simple one-stage, single-pole amplifier shown in Fig. 3 . The step response for the amplifier is given by (Fig. 4(b) ), and the "best" choice is highly dependent on this residual voltage. However, if this residual output voltage is nulled in an offset-cancellation cycle as in the first example, the high-gain amplifier is always optimum. Therefore, a high-gain amplifier with offset cancellation is used in designing the flash ADC comparator.
D. Amplifier Optimization
Our goal is to determine how the power and area should be distributed throughout the amplifier in order to minimize the comparator response time. We begin by determin- For an 8-bit ADC with a dynamic range of 2.5 V, 10 mV corresponds to 1 LSB and, as will be shown in the next subsection, 50 mV is the optimum pass voltage.
Therefore, the one-stage amplifier plus source follower is the optimum amplifier configuration.
E. Dynamic Latch Optimization
It was previously mentioned that the dynamic latch has a large offset voltage. Unlike the offset of the high-gain amplifier, it is difficult to cancel the dynamic latch offset.
Therefore, it is important to understand the origin of this offset so that its effects can be minimized. Consider the dynamic latch shown in Fig. 1 
and since
'mLatch Vp=, _ Afi _ 'mL.lch _ 4KL the pass Equation (33) can be solved iteratively for the optimum t Latch 1s gm~w hich can be substituted into (28) to obtain the op~~um tL,,ch. Since the dynamic latch-response time t~,tchmust fit into the offset-cancellation time t.C,the (28) optimum pass voltage VPa~c an be found by plotting the optimum tLatch and t.C with respect to VP.,, and noting where they intersect. This is done in Fig. 7 for VOUt = 1 V.
Using the square law approximation for an MOS transistor An optimum pass voltage of 50 mV has been chosen in our
Id= K(V~, -~)2 where K = (pCOx/2)( W,/L) the offset design.
After a few nanoseconds, the switches S5 are closed ( Fig. 1) and the differential output of the dynamic latch quickly approaches logic levels. Then, the storage latch is enabled to hold the result.
III.
CIRCUIT DESCRIPTION
For an 8-bit flash ADC it has been shown that the optimum topology consists of a single-stage amplifier plus source follower, an offset-cancellation amplifier, a dynamic latch, and a storage latch as shown in Fig. 2 . A detailed discussion of the circuit implementation of these blocks in now given. A more complete explanation of this circuit is discussed in [6] .
The dynamic and storage latches are shown in Fig. 9 .
Transistors
Mg through Mlz are the dynamic latch and transistors ML3 through M16 make up the storage latch. The dynamic latch is first turned on slowly by throwing switch Sa to the right. The current source 1 is chosen to establish the optimum g~,,,C~.After a few nanoseconds, the S5 switches are closed to quickly bring the dynamic latch output near logic levels.
A tri-state inverter separates the two latches. It is enabled one-half of a cycle after the dynamic latch is enabled. Then, switches designated by Se are closed and the storage latch holds the result until the encode logic is enabled.~d IV.
EXPERIMENTAL RESULTS
In order to verify the comparator architecture, a 3-pm CMOS comparator has been fabricated by MOSIS (see die photo in Fig. 10 ). Fig. 11 shows the comparator response (bottom trace) to a 900-mV peak-to-peak 1.44-MHz sine wave sampled at 23 MHz. Due to the time delay of the comparator, the storage latch, and the pad drivers, the comparator output lags the input sine wave. The results agree quite well with SPICE simulations that predict the 3-pm comparator will function up to 25 MHz. V.
CONCLUSIONS
A CMOS comparator design and optimization procedure has been developed for use in an ADC. A dynamic latch preceded by an offset-cancelled amplifier has been used to build a fast and precise comparator.
The use of pipelining within the comparator enabled the offset-cancellation and latch functions to be accomplished simultaneously. In addition, an optimal distribution of power and area within the amplifier was developed so that the comparator response time was minimized. Using a 3-pm CMOS process, a single comparator has been built and tested. It operated at a minimum response time of 43.5 ns with a noise and hysteresis window of 10 mV that is limited by clock feedthrough in the input track and hold. 
